Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in / Register
Toggle navigation
O
opencv
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Packages
Packages
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
submodule
opencv
Commits
4e39d037
Commit
4e39d037
authored
Jul 14, 2017
by
Alexander Alekhin
Committed by
GitHub
Jul 14, 2017
Browse files
Options
Browse Files
Download
Plain Diff
Merge pull request #9074 from alalek:cpu_dispatch_core_hamming
cpu dispatch(core): hamming
parents
11feae66
b3f5e3bf
Hide whitespace changes
Inline
Side-by-side
Showing
6 changed files
with
210 additions
and
162 deletions
+210
-162
OpenCVCompilerOptimizations.cmake
cmake/OpenCVCompilerOptimizations.cmake
+1
-1
CMakeLists.txt
modules/core/CMakeLists.txt
+1
-0
cv_cpu_dispatch.h
modules/core/include/opencv2/core/cv_cpu_dispatch.h
+6
-0
stat.cpp
modules/core/src/stat.cpp
+3
-161
stat.dispatch.cpp
modules/core/src/stat.dispatch.cpp
+28
-0
stat.simd.hpp
modules/core/src/stat.simd.hpp
+171
-0
No files found.
cmake/OpenCVCompilerOptimizations.cmake
View file @
4e39d037
...
...
@@ -238,7 +238,7 @@ if(X86 OR X86_64)
endif
()
if
(
NOT DEFINED CPU_DISPATCH
)
set
(
CPU_DISPATCH
"SSE4_1;AVX;FP16;AVX2"
CACHE STRING
"
${
HELP_CPU_DISPATCH
}
"
)
set
(
CPU_DISPATCH
"SSE4_1;
SSE4_2;
AVX;FP16;AVX2"
CACHE STRING
"
${
HELP_CPU_DISPATCH
}
"
)
endif
()
if
(
NOT DEFINED CPU_BASELINE
)
...
...
modules/core/CMakeLists.txt
View file @
4e39d037
set
(
the_description
"The Core Functionality"
)
ocv_add_dispatched_file
(
mathfuncs_core SSE2 AVX AVX2
)
ocv_add_dispatched_file
(
stat SSE4_2 AVX2
)
ocv_add_module
(
core
"
${
OPENCV_HAL_LINKER_LIBS
}
"
...
...
modules/core/include/opencv2/core/cv_cpu_dispatch.h
View file @
4e39d037
...
...
@@ -111,6 +111,12 @@ struct VZeroUpperGuard {
#define __CV_AVX_GUARD VZeroUpperGuard __vzeroupper_guard; (void)__vzeroupper_guard;
#endif
#ifdef __CV_AVX_GUARD
#define CV_AVX_GUARD __CV_AVX_GUARD
#else
#define CV_AVX_GUARD
#endif
#endif // __OPENCV_BUILD
...
...
modules/core/src/stat.cpp
View file @
4e39d037
...
...
@@ -53,16 +53,6 @@
namespace
cv
{
template
<
typename
T
>
static
inline
Scalar
rawToScalar
(
const
T
&
v
)
{
Scalar
s
;
typedef
typename
DataType
<
T
>::
channel_type
T1
;
int
i
,
n
=
DataType
<
T
>::
channels
;
for
(
i
=
0
;
i
<
n
;
i
++
)
s
.
val
[
i
]
=
((
T1
*
)
&
v
)[
i
];
return
s
;
}
/****************************************************************************************\
* sum *
\****************************************************************************************/
...
...
@@ -4249,7 +4239,7 @@ cvNorm( const void* imgA, const void* imgB, int normType, const void* maskarr )
namespace
cv
{
namespace
hal
{
static
const
uchar
popCountTable
[
]
=
extern
const
uchar
popCountTable
[
256
]
=
{
0
,
1
,
1
,
2
,
1
,
2
,
2
,
3
,
1
,
2
,
2
,
3
,
2
,
3
,
3
,
4
,
1
,
2
,
2
,
3
,
2
,
3
,
3
,
4
,
2
,
3
,
3
,
4
,
3
,
4
,
4
,
5
,
1
,
2
,
2
,
3
,
2
,
3
,
3
,
4
,
2
,
3
,
3
,
4
,
3
,
4
,
4
,
5
,
2
,
3
,
3
,
4
,
3
,
4
,
4
,
5
,
3
,
4
,
4
,
5
,
4
,
5
,
5
,
6
,
...
...
@@ -4285,154 +4275,6 @@ static const uchar popCountTable4[] =
1
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
1
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
,
2
};
#if CV_AVX2
static
inline
int
_mm256_extract_epi32_
(
__m256i
reg
,
const
int
i
)
{
CV_DECL_ALIGNED
(
32
)
int
reg_data
[
8
];
CV_DbgAssert
(
0
<=
i
&&
i
<
8
);
_mm256_store_si256
((
__m256i
*
)
reg_data
,
reg
);
return
reg_data
[
i
];
}
#endif
int
normHamming
(
const
uchar
*
a
,
int
n
)
{
int
i
=
0
;
int
result
=
0
;
#if CV_AVX2
if
(
USE_AVX2
)
{
__m256i
_r0
=
_mm256_setzero_si256
();
__m256i
_0
=
_mm256_setzero_si256
();
__m256i
_popcnt_table
=
_mm256_setr_epi8
(
0
,
1
,
1
,
2
,
1
,
2
,
2
,
3
,
1
,
2
,
2
,
3
,
2
,
3
,
3
,
4
,
0
,
1
,
1
,
2
,
1
,
2
,
2
,
3
,
1
,
2
,
2
,
3
,
2
,
3
,
3
,
4
);
__m256i
_popcnt_mask
=
_mm256_set1_epi8
(
0x0F
);
for
(;
i
<=
n
-
32
;
i
+=
32
)
{
__m256i
_a0
=
_mm256_loadu_si256
((
const
__m256i
*
)(
a
+
i
));
__m256i
_popc0
=
_mm256_shuffle_epi8
(
_popcnt_table
,
_mm256_and_si256
(
_a0
,
_popcnt_mask
));
__m256i
_popc1
=
_mm256_shuffle_epi8
(
_popcnt_table
,
_mm256_and_si256
(
_mm256_srli_epi16
(
_a0
,
4
),
_popcnt_mask
));
_r0
=
_mm256_add_epi32
(
_r0
,
_mm256_sad_epu8
(
_0
,
_mm256_add_epi8
(
_popc0
,
_popc1
)));
}
_r0
=
_mm256_add_epi32
(
_r0
,
_mm256_shuffle_epi32
(
_r0
,
2
));
result
=
_mm256_extract_epi32_
(
_mm256_add_epi32
(
_r0
,
_mm256_permute2x128_si256
(
_r0
,
_r0
,
1
)),
0
);
}
#endif // CV_AVX2
#if CV_POPCNT
if
(
checkHardwareSupport
(
CV_CPU_POPCNT
))
{
# if defined CV_POPCNT_U64
for
(;
i
<=
n
-
8
;
i
+=
8
)
{
result
+=
(
int
)
CV_POPCNT_U64
(
*
(
uint64
*
)(
a
+
i
));
}
# endif
for
(;
i
<=
n
-
4
;
i
+=
4
)
{
result
+=
CV_POPCNT_U32
(
*
(
uint
*
)(
a
+
i
));
}
}
#endif // CV_POPCNT
#if CV_SIMD128
if
(
hasSIMD128
())
{
v_uint32x4
t
=
v_setzero_u32
();
for
(;
i
<=
n
-
v_uint8x16
::
nlanes
;
i
+=
v_uint8x16
::
nlanes
)
{
t
+=
v_popcount
(
v_load
(
a
+
i
));
}
result
+=
v_reduce_sum
(
t
);
}
#endif // CV_SIMD128
for
(;
i
<=
n
-
4
;
i
+=
4
)
{
result
+=
popCountTable
[
a
[
i
]]
+
popCountTable
[
a
[
i
+
1
]]
+
popCountTable
[
a
[
i
+
2
]]
+
popCountTable
[
a
[
i
+
3
]];
}
for
(;
i
<
n
;
i
++
)
{
result
+=
popCountTable
[
a
[
i
]];
}
return
result
;
}
int
normHamming
(
const
uchar
*
a
,
const
uchar
*
b
,
int
n
)
{
int
i
=
0
;
int
result
=
0
;
#if CV_AVX2
if
(
USE_AVX2
)
{
__m256i
_r0
=
_mm256_setzero_si256
();
__m256i
_0
=
_mm256_setzero_si256
();
__m256i
_popcnt_table
=
_mm256_setr_epi8
(
0
,
1
,
1
,
2
,
1
,
2
,
2
,
3
,
1
,
2
,
2
,
3
,
2
,
3
,
3
,
4
,
0
,
1
,
1
,
2
,
1
,
2
,
2
,
3
,
1
,
2
,
2
,
3
,
2
,
3
,
3
,
4
);
__m256i
_popcnt_mask
=
_mm256_set1_epi8
(
0x0F
);
for
(;
i
<=
n
-
32
;
i
+=
32
)
{
__m256i
_a0
=
_mm256_loadu_si256
((
const
__m256i
*
)(
a
+
i
));
__m256i
_b0
=
_mm256_loadu_si256
((
const
__m256i
*
)(
b
+
i
));
__m256i
_xor
=
_mm256_xor_si256
(
_a0
,
_b0
);
__m256i
_popc0
=
_mm256_shuffle_epi8
(
_popcnt_table
,
_mm256_and_si256
(
_xor
,
_popcnt_mask
));
__m256i
_popc1
=
_mm256_shuffle_epi8
(
_popcnt_table
,
_mm256_and_si256
(
_mm256_srli_epi16
(
_xor
,
4
),
_popcnt_mask
));
_r0
=
_mm256_add_epi32
(
_r0
,
_mm256_sad_epu8
(
_0
,
_mm256_add_epi8
(
_popc0
,
_popc1
)));
}
_r0
=
_mm256_add_epi32
(
_r0
,
_mm256_shuffle_epi32
(
_r0
,
2
));
result
=
_mm256_extract_epi32_
(
_mm256_add_epi32
(
_r0
,
_mm256_permute2x128_si256
(
_r0
,
_r0
,
1
)),
0
);
}
#endif // CV_AVX2
#if CV_POPCNT
if
(
checkHardwareSupport
(
CV_CPU_POPCNT
))
{
# if defined CV_POPCNT_U64
for
(;
i
<=
n
-
8
;
i
+=
8
)
{
result
+=
(
int
)
CV_POPCNT_U64
(
*
(
uint64
*
)(
a
+
i
)
^
*
(
uint64
*
)(
b
+
i
));
}
# endif
for
(;
i
<=
n
-
4
;
i
+=
4
)
{
result
+=
CV_POPCNT_U32
(
*
(
uint
*
)(
a
+
i
)
^
*
(
uint
*
)(
b
+
i
));
}
}
#endif // CV_POPCNT
#if CV_SIMD128
if
(
hasSIMD128
())
{
v_uint32x4
t
=
v_setzero_u32
();
for
(;
i
<=
n
-
v_uint8x16
::
nlanes
;
i
+=
v_uint8x16
::
nlanes
)
{
t
+=
v_popcount
(
v_load
(
a
+
i
)
^
v_load
(
b
+
i
));
}
result
+=
v_reduce_sum
(
t
);
}
#endif // CV_SIMD128
for
(;
i
<=
n
-
4
;
i
+=
4
)
{
result
+=
popCountTable
[
a
[
i
]
^
b
[
i
]]
+
popCountTable
[
a
[
i
+
1
]
^
b
[
i
+
1
]]
+
popCountTable
[
a
[
i
+
2
]
^
b
[
i
+
2
]]
+
popCountTable
[
a
[
i
+
3
]
^
b
[
i
+
3
]];
}
for
(;
i
<
n
;
i
++
)
{
result
+=
popCountTable
[
a
[
i
]
^
b
[
i
]];
}
return
result
;
}
int
normHamming
(
const
uchar
*
a
,
int
n
,
int
cellSize
)
{
...
...
@@ -4469,11 +4311,11 @@ int normHamming(const uchar* a, const uchar* b, int n, int cellSize)
return
-
1
;
int
i
=
0
;
int
result
=
0
;
#if CV_ENABLE_UNROLLED
#if CV_ENABLE_UNROLLED
for
(
;
i
<=
n
-
4
;
i
+=
4
)
result
+=
tab
[
a
[
i
]
^
b
[
i
]]
+
tab
[
a
[
i
+
1
]
^
b
[
i
+
1
]]
+
tab
[
a
[
i
+
2
]
^
b
[
i
+
2
]]
+
tab
[
a
[
i
+
3
]
^
b
[
i
+
3
]];
#endif
#endif
for
(
;
i
<
n
;
i
++
)
result
+=
tab
[
a
[
i
]
^
b
[
i
]];
return
result
;
...
...
modules/core/src/stat.dispatch.cpp
0 → 100644
View file @
4e39d037
// This file is part of OpenCV project.
// It is subject to the license terms in the LICENSE file found in the top-level directory
// of this distribution and at http://opencv.org/license.html.
#include "precomp.hpp"
#include "stat.simd.hpp"
#include "stat.simd_declarations.hpp" // defines CV_CPU_DISPATCH_MODES_ALL=AVX2,...,BASELINE based on CMakeLists.txt content
namespace
cv
{
namespace
hal
{
int
normHamming
(
const
uchar
*
a
,
int
n
)
{
CV_INSTRUMENT_REGION
()
CV_CPU_DISPATCH
(
normHamming
,
(
a
,
n
),
CV_CPU_DISPATCH_MODES_ALL
);
}
int
normHamming
(
const
uchar
*
a
,
const
uchar
*
b
,
int
n
)
{
CV_INSTRUMENT_REGION
()
CV_CPU_DISPATCH
(
normHamming
,
(
a
,
b
,
n
),
CV_CPU_DISPATCH_MODES_ALL
);
}
}}
//cv::hal
modules/core/src/stat.simd.hpp
0 → 100644
View file @
4e39d037
// This file is part of OpenCV project.
// It is subject to the license terms in the LICENSE file found in the top-level directory
// of this distribution and at http://opencv.org/license.html.
#include "opencv2/core/hal/intrin.hpp"
namespace
cv
{
namespace
hal
{
extern
const
uchar
popCountTable
[
256
];
CV_CPU_OPTIMIZATION_NAMESPACE_BEGIN
// forward declarations
int
normHamming
(
const
uchar
*
a
,
int
n
);
int
normHamming
(
const
uchar
*
a
,
const
uchar
*
b
,
int
n
);
#ifndef CV_CPU_OPTIMIZATION_DECLARATIONS_ONLY
#if CV_AVX2
static
inline
int
_mm256_extract_epi32_
(
__m256i
reg
,
const
int
i
)
{
CV_DECL_ALIGNED
(
32
)
int
reg_data
[
8
];
CV_DbgAssert
(
0
<=
i
&&
i
<
8
);
_mm256_store_si256
((
__m256i
*
)
reg_data
,
reg
);
return
reg_data
[
i
];
}
#endif
int
normHamming
(
const
uchar
*
a
,
int
n
)
{
CV_AVX_GUARD
;
int
i
=
0
;
int
result
=
0
;
#if CV_AVX2
{
__m256i
_r0
=
_mm256_setzero_si256
();
__m256i
_0
=
_mm256_setzero_si256
();
__m256i
_popcnt_table
=
_mm256_setr_epi8
(
0
,
1
,
1
,
2
,
1
,
2
,
2
,
3
,
1
,
2
,
2
,
3
,
2
,
3
,
3
,
4
,
0
,
1
,
1
,
2
,
1
,
2
,
2
,
3
,
1
,
2
,
2
,
3
,
2
,
3
,
3
,
4
);
__m256i
_popcnt_mask
=
_mm256_set1_epi8
(
0x0F
);
for
(;
i
<=
n
-
32
;
i
+=
32
)
{
__m256i
_a0
=
_mm256_loadu_si256
((
const
__m256i
*
)(
a
+
i
));
__m256i
_popc0
=
_mm256_shuffle_epi8
(
_popcnt_table
,
_mm256_and_si256
(
_a0
,
_popcnt_mask
));
__m256i
_popc1
=
_mm256_shuffle_epi8
(
_popcnt_table
,
_mm256_and_si256
(
_mm256_srli_epi16
(
_a0
,
4
),
_popcnt_mask
));
_r0
=
_mm256_add_epi32
(
_r0
,
_mm256_sad_epu8
(
_0
,
_mm256_add_epi8
(
_popc0
,
_popc1
)));
}
_r0
=
_mm256_add_epi32
(
_r0
,
_mm256_shuffle_epi32
(
_r0
,
2
));
result
=
_mm256_extract_epi32_
(
_mm256_add_epi32
(
_r0
,
_mm256_permute2x128_si256
(
_r0
,
_r0
,
1
)),
0
);
}
#endif // CV_AVX2
#if CV_POPCNT
{
# if defined CV_POPCNT_U64
for
(;
i
<=
n
-
8
;
i
+=
8
)
{
result
+=
(
int
)
CV_POPCNT_U64
(
*
(
uint64
*
)(
a
+
i
));
}
# endif
for
(;
i
<=
n
-
4
;
i
+=
4
)
{
result
+=
CV_POPCNT_U32
(
*
(
uint
*
)(
a
+
i
));
}
}
#endif // CV_POPCNT
#if CV_SIMD128
{
v_uint32x4
t
=
v_setzero_u32
();
for
(;
i
<=
n
-
v_uint8x16
::
nlanes
;
i
+=
v_uint8x16
::
nlanes
)
{
t
+=
v_popcount
(
v_load
(
a
+
i
));
}
result
+=
v_reduce_sum
(
t
);
}
#endif // CV_SIMD128
#if CV_ENABLE_UNROLLED
for
(;
i
<=
n
-
4
;
i
+=
4
)
{
result
+=
popCountTable
[
a
[
i
]]
+
popCountTable
[
a
[
i
+
1
]]
+
popCountTable
[
a
[
i
+
2
]]
+
popCountTable
[
a
[
i
+
3
]];
}
#endif
for
(;
i
<
n
;
i
++
)
{
result
+=
popCountTable
[
a
[
i
]];
}
return
result
;
}
int
normHamming
(
const
uchar
*
a
,
const
uchar
*
b
,
int
n
)
{
CV_AVX_GUARD
;
int
i
=
0
;
int
result
=
0
;
#if CV_AVX2
{
__m256i
_r0
=
_mm256_setzero_si256
();
__m256i
_0
=
_mm256_setzero_si256
();
__m256i
_popcnt_table
=
_mm256_setr_epi8
(
0
,
1
,
1
,
2
,
1
,
2
,
2
,
3
,
1
,
2
,
2
,
3
,
2
,
3
,
3
,
4
,
0
,
1
,
1
,
2
,
1
,
2
,
2
,
3
,
1
,
2
,
2
,
3
,
2
,
3
,
3
,
4
);
__m256i
_popcnt_mask
=
_mm256_set1_epi8
(
0x0F
);
for
(;
i
<=
n
-
32
;
i
+=
32
)
{
__m256i
_a0
=
_mm256_loadu_si256
((
const
__m256i
*
)(
a
+
i
));
__m256i
_b0
=
_mm256_loadu_si256
((
const
__m256i
*
)(
b
+
i
));
__m256i
_xor
=
_mm256_xor_si256
(
_a0
,
_b0
);
__m256i
_popc0
=
_mm256_shuffle_epi8
(
_popcnt_table
,
_mm256_and_si256
(
_xor
,
_popcnt_mask
));
__m256i
_popc1
=
_mm256_shuffle_epi8
(
_popcnt_table
,
_mm256_and_si256
(
_mm256_srli_epi16
(
_xor
,
4
),
_popcnt_mask
));
_r0
=
_mm256_add_epi32
(
_r0
,
_mm256_sad_epu8
(
_0
,
_mm256_add_epi8
(
_popc0
,
_popc1
)));
}
_r0
=
_mm256_add_epi32
(
_r0
,
_mm256_shuffle_epi32
(
_r0
,
2
));
result
=
_mm256_extract_epi32_
(
_mm256_add_epi32
(
_r0
,
_mm256_permute2x128_si256
(
_r0
,
_r0
,
1
)),
0
);
}
#endif // CV_AVX2
#if CV_POPCNT
{
# if defined CV_POPCNT_U64
for
(;
i
<=
n
-
8
;
i
+=
8
)
{
result
+=
(
int
)
CV_POPCNT_U64
(
*
(
uint64
*
)(
a
+
i
)
^
*
(
uint64
*
)(
b
+
i
));
}
# endif
for
(;
i
<=
n
-
4
;
i
+=
4
)
{
result
+=
CV_POPCNT_U32
(
*
(
uint
*
)(
a
+
i
)
^
*
(
uint
*
)(
b
+
i
));
}
}
#endif // CV_POPCNT
#if CV_SIMD128
{
v_uint32x4
t
=
v_setzero_u32
();
for
(;
i
<=
n
-
v_uint8x16
::
nlanes
;
i
+=
v_uint8x16
::
nlanes
)
{
t
+=
v_popcount
(
v_load
(
a
+
i
)
^
v_load
(
b
+
i
));
}
result
+=
v_reduce_sum
(
t
);
}
#endif // CV_SIMD128
#if CV_ENABLE_UNROLLED
for
(;
i
<=
n
-
4
;
i
+=
4
)
{
result
+=
popCountTable
[
a
[
i
]
^
b
[
i
]]
+
popCountTable
[
a
[
i
+
1
]
^
b
[
i
+
1
]]
+
popCountTable
[
a
[
i
+
2
]
^
b
[
i
+
2
]]
+
popCountTable
[
a
[
i
+
3
]
^
b
[
i
+
3
]];
}
#endif
for
(;
i
<
n
;
i
++
)
{
result
+=
popCountTable
[
a
[
i
]
^
b
[
i
]];
}
return
result
;
}
#endif // CV_CPU_OPTIMIZATION_DECLARATIONS_ONLY
CV_CPU_OPTIMIZATION_NAMESPACE_END
}}
//cv::hal
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment