Commit a2f2abc8 authored by Vicente Olivert Riera's avatar Vicente Olivert Riera Committed by Michael Niedermayer

mips: add mips64r2 architecture variant

Signed-off-by: 's avatarVicente Olivert Riera <Vincent.Riera@imgtec.com>
Signed-off-by: 's avatarMichael Niedermayer <michael@niedermayer.cc>
parent e8bc43fe
...@@ -1665,6 +1665,7 @@ ARCH_EXT_LIST_ARM=" ...@@ -1665,6 +1665,7 @@ ARCH_EXT_LIST_ARM="
ARCH_EXT_LIST_MIPS=" ARCH_EXT_LIST_MIPS="
mipsfpu mipsfpu
mips32r2 mips32r2
mips64r2
mips64r6 mips64r6
mipsdsp mipsdsp
mipsdspr2 mipsdspr2
...@@ -2150,6 +2151,7 @@ mipsfpu_deps="mips" ...@@ -2150,6 +2151,7 @@ mipsfpu_deps="mips"
mipsdsp_deps="mips" mipsdsp_deps="mips"
mipsdspr2_deps="mips" mipsdspr2_deps="mips"
mips32r2_deps="mips" mips32r2_deps="mips"
mips64r2_deps="mips"
mips64r6_deps="mips" mips64r6_deps="mips"
msa_deps="mips" msa_deps="mips"
mmi_deps="mips" mmi_deps="mips"
...@@ -4122,6 +4124,7 @@ elif enabled mips; then ...@@ -4122,6 +4124,7 @@ elif enabled mips; then
case $cpu in case $cpu in
24kc) 24kc)
disable mips64r2
disable mips64r6 disable mips64r6
disable mipsfpu disable mipsfpu
disable mipsdsp disable mipsdsp
...@@ -4129,32 +4132,38 @@ elif enabled mips; then ...@@ -4129,32 +4132,38 @@ elif enabled mips; then
disable msa disable msa
;; ;;
24kf*) 24kf*)
disable mips64r2
disable mips64r6 disable mips64r6
disable mipsdsp disable mipsdsp
disable mipsdspr2 disable mipsdspr2
disable msa disable msa
;; ;;
24kec|34kc|1004kc) 24kec|34kc|1004kc)
disable mips64r2
disable mips64r6 disable mips64r6
disable mipsfpu disable mipsfpu
disable mipsdspr2 disable mipsdspr2
disable msa disable msa
;; ;;
24kef*|34kf*|1004kf*) 24kef*|34kf*|1004kf*)
disable mips64r2
disable mips64r6 disable mips64r6
disable mipsdspr2 disable mipsdspr2
disable msa disable msa
;; ;;
74kc) 74kc)
disable mips64r2
disable mips64r6 disable mips64r6
disable mipsfpu disable mipsfpu
disable msa disable msa
;; ;;
74kf) 74kf)
disable mips64r2
disable mips64r6 disable mips64r6
disable msa disable msa
;; ;;
p5600) p5600)
disable mips64r2
disable mips64r6 disable mips64r6
disable mipsdsp disable mipsdsp
disable mipsdspr2 disable mipsdspr2
...@@ -4164,6 +4173,7 @@ elif enabled mips; then ...@@ -4164,6 +4173,7 @@ elif enabled mips; then
;; ;;
i6400) i6400)
disable mips32r2 disable mips32r2
disable mips64r2
disable mipsdsp disable mipsdsp
disable mipsdspr2 disable mipsdspr2
check_cflags "-mtune=i6400 -mabi=64" && check_cflags "-mtune=i6400 -mabi=64" &&
...@@ -4174,6 +4184,7 @@ elif enabled mips; then ...@@ -4174,6 +4184,7 @@ elif enabled mips; then
loongson*) loongson*)
disable mipsfpu disable mipsfpu
disable mips32r2 disable mips32r2
disable mips64r2
disable mips64r6 disable mips64r6
disable mipsdsp disable mipsdsp
disable mipsdspr2 disable mipsdspr2
...@@ -4204,6 +4215,7 @@ elif enabled mips; then ...@@ -4204,6 +4215,7 @@ elif enabled mips; then
*) *)
disable mipsfpu disable mipsfpu
disable mips32r2 disable mips32r2
disable mips64r2
disable mips64r6 disable mips64r6
disable mipsdsp disable mipsdsp
disable mipsdspr2 disable mipsdspr2
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment